OPTOIO-PCIe16 ULTRA

EDP-No.: A-829410

16 optocoupler isolated digital inputs
16 optocoupler isolated digital outputs
16*32 -bit Counter
Timer
OC and IC Units
Board Identification





Copyright[©] 2017 by Messcomp Datentechnik GmbH

This documentation is copyright by Messcomp Datentechnik GmbH. All rights are reserved.

Messcomp Datentechnik GmbH reserves the right to modify the products described in this manual at any time and without preannouncement.

No parts of this manual are allowed to be reproduced, copied, translated or transmitted in any way without a prior written consent of Messcomp Datentechnik GmbH.

Registered Trademarks

Windows®, Visual Basic®, Visual C++®, Visual C#® are registered trademarks of Microsoft.

wasco® is registered trademark.

Linux® is registered trademark.

Ubuntu® is registered trademark.

LabVIEW® is registered trademark

Other product and company names mentioned may be trademarks of their respective owners.

Disclaimer

The company Messcomp Datentechnik GmbH assumes no liability for the use of the interface card OPTOIO-PCle16_{ULTRA} and this documentation, neither for direct nor indirect damages..



Table of Contents

1.	Description	5
2.	Installation of the OPTOIO-PCIe16ultra	6
	2.1 Installation of the card into your system	6
3.	Connectors	7
	3.1 Position of the connector plugs on the board	
	3.2 Pin assignment of CN1	
	3.4 Pin assignment from CN2 to D-Sub37 (plug relocation kit)	
4.	System Components	11
•	4.1 Block Diagram	
	4.2 Access to the system components	
5.	16 Optocoupler Isolated Digital Inputs	13
	5.1 Pin assignment of the input optocouplers	
	5.2 Input voltage ranges	
	5.3 Input wiring	
	5.4 Input current	10
	5.6 Optocoupler inputs with digital filters	
	5.7 Interrupt functions of the optocoupler inputs	
	5.8 Port Addresses	
6.	16 Optocoupler Outputs	25
	6.1 Pin assignment of the output optocouplers	25
	6.2 Optocoupler data	
	6.3 Output wiring	25
	6.4 Functions of the optocoupler outputs	
	0.0 FUIT Addresses	
7.	Counter	30
	7.1 Basic function	
	7.2 Interrupt function	
	7.3 Port Addresses	31
8.	Timer	37
-	8.1 Using as an interval interrupt trigger	
	8.2 Port Addresses	



9. I	Input Capture Unit	41
	9.1 Continuous measurement of periodic signals	41
	9.2 Port Addresses	43
40	Output Output Half	47
10.	Output Compare Unit	
	10.1 PWM	
	10.2 Pulse output	49
11.	Interruptcontroller	55
	11.1 Port Addresses	57
12.	Board Identification	69
	12.1 Port Addresses	
13	Programming under Windows®	71
10.	13.1 Installation of the Windows® driver	71
	13.2 Installation of the Windows® development files	
	13.3 Programming the OPTOIO-PCIe16 with wasco® driver	
	13.4 Access to the OPTOIO-PCIe16 _{ULTRA}	
	13.5 Assignment of the Memory Mapped I/O Addresses	
14.	Linux® Programming	76
	14.1 Installing the Linux® driver	
	14.2 Supported Linux Distributions/Kernel versions	
	14.3 Programming the OPTOIO-PCIe16 with wasco® driver	76
	14.4 Access to the OPTOIO-PCIe16ultra	77
	14.5 Assignment of the Memory Mapped I/O addresses	77
15.	Accessories	78
	15.1 Compatible wasco® accessories	
	15.2 Connection Technique (application examples)	78
	15.3 Single components for self-assembly	79
16.	Troubleshooting	80
17.	Specifications	81
12	Product Liability Act	QΩ
	•	
19.	Declaration of Conformity	84



1. Description

OPTOIO-PCIe16ULTRA (board name: WASCO-PCIe8117) provides 16 digital inputs and 16 digital outputs, every single channel is galvanically isolated by optocouplers of high quality. Special high-power output optocouplers manage a switching current of up to 150 mA. Each input or output is protected from harmful voltage peaks and pulses by additional protection diodes. You easily can adjust two different input voltage ranges by setting jumpers. A programmable filter can be assigned to each input channel to hide input pulses below an adjustable impulse duration.

In addition to the galvanically isolated inputs and outputs several counters are available as well as Output Compare units (e.g. PWM) and Input Capture units (e.g. for period measurement). All optocoupler inputs, counters, IC units and the two 32-bit timers (time-dependent) can initiate an interrupt. The output optocouplers are connected to a 37-pin Sub-D female on a board mounted slot bracket. Optocoupler inputs are connected to a 40-pin onboard box header. As an option a special plug-in cable set (female connector, flat ribbon cable and 37-pin female connector with bracket) is available, to relocate the connection to a slot of your PC case.

The pin assignment as of the optocoupler inputs and outputs is identical to ISA bus card OPTOIO-16, PCI bus card OPTOIO-PCI16 and PCIe bus card OPTOIO-PCIe16. Therefore a switch to PCIe16ultra is easy to implement.

Furthermore, the card provides a jumper block for card identification in order to distinguish several identical cards in your system.



2. Installation of the OPTOIO-PCIe16ULTRA

2.1 Installation of the card into your system


Before you insert the OPTOIO-PCIe16 unplug the power cord or make sure, there is no current to/in the computer. Inserting the interface card in a running system may cause damaging or destroying not only the card OPTOIO-PCIe16_{ULTRA}, but even other already inserted cards of your computer.

Select an empty PCIe slot of your computer for then inserting the card. Please refer to the computer's manual for support. Secure the circuit board by screwing the slot bracket to the casing of the computer to avoid a card's loosening by effects of the connecting cables.



3. Connectors

3.1 Position of the connector plugs on the board




CN1: Optocoupler Output OUT00...OUT15

CN2: Optocoupler Input IN00...IN15



3.2 Pin assignment of CN1



Vcc:

Connector for the card's internal voltage source (+ 5V) (a wiring bridge must be soldered to L11). **Never apply an external voltage across this pin.**

GND:


Ground connection (only when a wiring bridge is soldered to L12).

NC:

not connected



3.3 Pin assignment of CN2



Vcc

Connector for internal voltage source (+ 5V) (a wiring bridge must be soldered to L21), **Never apply an external voltage across this pin.**

GND:


Ground connection (only when a wiring bridge is soldered to L22).

NC:

not connected



3.4 Pin assignment from CN2 to D-Sub37 (plug relocation kit)



VVcc:

Connector for internal voltage source (+ 5V) (a wiring bridge must be soldered to L21), **Never apply an external voltage across this pin.**

GND:

Ground connection (only when a wiring bridge is soldered to L22).


NC:

not connected



4. System Components

4.1 Block Diagram





4.2 Access to the system components

You can access to the hardware components of the OPTOIO-PCIe16 by reading from or writing to Memory Mapped I/O addresses using library functions. The addresses relevant to the OPTOIO-PCIe16 arise depending on the BIOS assigned base address. Access to the OPTOIO-PCIe16 is exclusively in double-word access. For reasons of compatibility the wasco driver features only process or allow for the least significant byte. (You will find more information in the chapter Programming as well as in the sample programs on the supplied CD)




Fig. 4.1



5. 16 Optocoupler Isolated Digital Inputs

The OPTOIO-PCIe16 provides 16 input channels, each of which is optically isolated by optocouplers. The isolation voltage between GND and input is 500 V_{DC} . The voltage within the input channels is limited to 50 V_{DC} .

5.1 Pin assignment of the input optocouplers




Fig. 5.1



5.2 Input voltage ranges

You can choose between two different input voltage ranges for each optocoupler input by setting jumpers on the blocks JP4, JP6, JP7 and JP8.




Fig. 5.2



For the data of the two input voltage ranges, please refer to the following table:


Jumper	LOW	HIGH
closed	01 V	515 V
open	02 V	1430 V

	JP4		JP6		JP7		JP8
IN00	1 2	IN05	1 2	IN08	1 2	IN13	1 2
IN01	3 🔾 🔾 4	IN06	3 🔾 🔾 4	IN09	3 🔾 🔾 4	IN14	3 🔾 🔾 4
IN02	5 🔾 🔾 6	IN07	5 () () 6	IN10	5 () () 6	IN15	5 () () 6
IN03	7 🔾 🔾 8	NC	7 () () 8	IN11	7 🔾 🔾 8	NC	7 🔾 🔾 8
IN04	9 🔾 🔾 10	NC	9 🔾 🔾 10	IN12	9 🔾 🔾 10	NC	9 🔾 🔾 10

By placing a jumper over Pin1 and Pin2 of the jumper block JP4 the input voltage range of IN00 changes from 0..2V (Low) and 14..30V (High) to 0..1V (Low) and 5..15V (High). The remaining input voltage ranges keep unaffected.



5.3 Input wiring



5.4 Input current

$$I_E \approx \frac{U_E - 1,1V}{3400\Omega}$$
 (Jumper open)

$$I_E \approx \frac{U_E - 1,1V}{1000\Omega}$$
 (Jumper closed)



5.5 Access to the inputs

In order to determine the state of the optocoupler inputs, the register OPTOIN has to be read out. Every bit of the 32-bit value stands for one input as shown in the register table.

Application example:


As an example every third optocoupler input of the input plug shall be set to HIGH and all the rest to LOW. When the register OPTOIN is read, the card returns the value 0x4444(hex)/17476(dec)/0b0100010001000 100(bin). Out of this value you can filter the states of every single input by an AND-link operation.

5.6 Optocoupler inputs with digital filters

Each of the optocoupler inputs of the board WASCO-PCle8117 has its own configurable digital filter to filter spurious pulses and transients of the input signal.

For that the filter checks whether or not a signal is applied long enough, as shown in fig. 5.5. If this is not the case, a too short pulse for example will be ignored. In register OPTOINFILx you can adjust the minimum time of how long the signal has to be applied to be considered. You can adjust a filter width of 0 - 65535 μ s in steps of 1 μ s.

In state of default the filter is deactivated, say the filter duration is 0 µs.





Using the filters please note, that the optocoupler inputs on one hand have response times much longer than 1µs and on the other hand may vary in steepness of rising and falling curves. This is not considered at the filter configuration, as the optocouplers may show varying component tolerances. The user has to allow for this by himself. Not considering these switching times may lead to a filtering out of signals at the optocoupler input, even though theoretically they are applied long enough.

5.7 Interrupt functions of the optocoupler inputs

To detect changes to the optocoupler inputs without periodically querying the input state via PC, the OPTOIO-PCIe16 offers several interrupt options. On one hand the card is aible to trigger an interrupt on one of the inputs on a rising edge. On the other hand the card can signal to the PC a general change of the input states by an interrupt.

For further information please see the chapter Interrupt Controller.



5.7.1 Edge detection

In order to detect rising edges at the optocoupler inputs, each single input provides an edge detection with connectable interrupt function. For this purpose, a 32-bit interrupt register (OPTOINIF) is provided which makes available one bit per input channel for edge detection. As soon as the card detects a rising edge, the respective bit is set in register OPTOINIF. If at least one of the enabled bits is set, this will be passed over a line to the interrupt controller.

The interrupt function is enabled by writing the 32bit register OPTOINFe. Each single bit represents one input. As shown in the table port addresses (chapter 11.1) the respective bit indicates activation of the interrupt function with a 1 and deactivation with a 0. So, if the bit is 0, the corresponding bit in the register OPTOINIF will be set on a rising edge, but it will not be considered when the interrupt is triggered. All of the interrupt channels are deactivated in default state.

After the interrupt has been triggered, the source must be determined in the relevant interrupt service routine by reading the register OPTOINIF. Then the bit has to be cleared by setting the source channel bit in the register OPTOINFr. After the card has executed the reset command, the bit is reset automatically.



Application example:

You want an edge detection with interrupt triggering on channel IN01. The following example lists each step of how to perform the configuration and what needs to be done in the interrupt service routine to re-enable the interrupt.

Please note that in this example the interrupt configuration of the driver is not indicated. For the discription of this please refer to the driver.

Additional, more program examples are made available for download on our homepage.

Configuration:

- 1. Activation of the card's interrupt function (see chapter Interrupt Controller)
- 2. Enable the required interrupt

Before enabling an edge detection interrupt, please check whether or not the edge memory register OPTOINIF is reset completely. Otherwise, an interrupt might be triggered immediately after enabling the interrupt. If not all of the bits are reset in register OPTOINIF, value 0 is writtenxfffffff(hex) into the register OPTOINIFr.

See the table how to set bit 1 in register OPTOINIFe to activate an edge detection interrupt on channel IN01. This way, with the help of the PCIe write command, the value 0x00000002(hex) resp. 2(dec) is written to this register.



Interrupt Service Routine

- 1. To determine the interrupt source, the edge memory register OPTOINIF has to be read out (return value here 0x00000002(hex). If other sources are available, such as timer etc., please check in INTCON register whether or not the interrupt received from the PC is derived from the OPTOINIF register.
- 2. Once the source is identified, the source bit must be deleted. For this purpose, in our case write 0x00000002(hex) to the register OPTOINIFr.

Attention:

If in that time further interrupts were triggered (e.g. Timer), these must be deleted in their respective registers, too. Only after all of the activated interrupt registers have been reset to 0 again, another interrupt can be triggered.

5.7.2 Port Changes

If the optocoupler inputs often need to be queried to detect changes, another interrupt function can be used to relieve the PC. For this the WASCO-PCle8117 provides the possibility to trigger an interrupt in the event of a change at the inputs.

To enable this interrupt function on one hand the register OPTOINICe has to be set to 0x00000001. On the other hand, the user can determine via the 32-bit register OPTOINICCe, which one of the inputs should be considered for the detection. In the event of a change at the inputs, the corresponding bit is set in register OPTOINIC. To re-enable the interrupt after having been triggered, the corresponding bit in register OPTOINICr has to be set.

After the reset, the reset bit will be reset automatically.



5.8 Port Addresses

Offset	Offset Register Name	Bit	Bits
Address		Range	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
	O H	31:16	OPTOIN <31:16>
OXOOOO	20.70	15:0	OPTOIN <15:0>
0000	OHIGH	31:16	reserved (*)
UXOOAO	OF LOINTIEU	15:0	reserved (*) OPTOINFIL0 <7:0>
400	OHO O	31:16	reserved (*)
UXUUA4	OPI OINTIL	15:0	reserved (*) OPTOINFIL1 <7:0>
0		31:16	reserved (*)
UXUUAS	OP I OINFILZ	15:0	reserved (*) OPTOINFIL2 <7:0>
000	C IIIIII 3	31:16	reserved (*)
טאטטאט		15:0	reserved (*) OPTOINFIL3 <7:0>
	A HEIGH	31:16	reserved (*)
OXOODO		15:0	reserved (*) OPTOINFIL4 <7:0>
7 0000	FINIOTAC	31:16	reserved (*)
UXUUD4	OF LOINFILS	15:0	reserved (*) OPTOINFIL5 <7:0>
	OBTOINEILE	31:16	reserved (*)
OXOOXO		15:0	reserved (*) OPTOINFIL6 <7:0>
	7 IIJINIEII 2	31:16	reserved (*)
OXOUBC		15:0	reserved (*) OPTOINFIL7 <7:0>
	OBTOINEILS	31:16	reserved (*)
OXOOXO	OFICINFILS	15:0	reserved (*) OPTOINFIL8 <7:0>
70000	OBTOINE	31:16	reserved (*)
00000	OF LOUNT ILES	15:0	reserved (*) OPTOINFIL9 <7:0>
	OBTOINEII 10	31:16	reserved (*)
020000		15:0	reserved (*) OPTOINFIL10 <7:0>



Offset	Offset Register Name Bit	Bit	Bits
Address)	капде	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
	OCOCO	31:16	reserved (*)
220000		15:0	OPTOINFIL11 <15:0>
0000	0×00000 OPTOINEII 13	31:16	reserved (*)
00000		15:0	OPTOINFIL12 <15:0>
70000	0.0004 OBTOINEII 43	31:16	reserved (*)
0000	OF LOUNTIELS	15:0	OPTOINFIL13 <15:0>
00000	O.OODS OBTOINE!! 44	31:16	reserved (*)
OXOODO	OP I OIINFIL 14	15:0	OPTOINFIL14 <15:0>
0000	OVOODC OPTOINEII 1E	31:16	reserved (*)
חמסמס	OF LOUNTIELS	15:0	OPTOINFIL15 <15:0>

(*) reserved area has to be assigned with 0



Register OPTOIN:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24				ι	J				
22,46	U								
23:16					=				
15:8				F	२				
15.8	OPTOIN <15:8>								
7:0				F	2				
7.0				OPTOIN	l < 7:0>				

Bit 31 - 16 undefined

Bit 15 - 0 **OPTOIN <15:0>**

each bit corresponds to one optocoupler input (e.g. IN00 = OPTOIN<0>, IN13 = OPTOIN<13>) If a HIGH is applied to an input, the associated bit is 1, otherwise it is 0

Register OPTOINFILx:

_											
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				R/	W						
31.24					-						
23:16				R/	W						
23.10					-						
15:8				R/	W						
15.6	OPTOINFILx < 15:8>										
7:0	R/W										
/:0				OPTOINF	ILx < 7:0>						

Bit 31 - 16 reserved (value 0 is written)

Bit 15 - 0 **OPTOINFILx <15:0>** (default = 0)


This value determines the filter duration of the filter x in µs



6. 16 Optocoupler Outputs

The OPTOIO-PCIe16 provides 16 output channels, each of which is optically isolated by optocouplers likewise. The isolation voltage between GND and output is 500 V.


6.1 Pin assignment of the output optocouplers



6.2 Optocoupler data

Voltage CE: max. 50V Voltage EC: 0,1V Current CE: 150 mA

6.3 Output wiring





6.4 Functions of the optocoupler outputs


6.4.1 Basic function

The basic function of the optocoupler outputs allows the locking or enabling of the single outputs by writing to the 32-bit register OPTOOUT. In this register every single bit stands for one optocoupler output, as shown in table Port Addresses.

For example, if you want to connect every third output of the connector, you have to write the value 0 x4444(hex), 17476(dec) resp. 0b0100010001000100(bin) to the register OPTOOUT.

6.4.2 Assigning optocouplers with other hardware components

In addition to the basic function, which allows easy access to the optocoupler outputs, it is possible to assign different hardware components to the individual outputs, such as a PWM output (see Fig. 6.1). For this purpose, every optocoupler has a multiplexer with a 4-bit addressing (= up to 16 different sources). As a default source, the register OPTOOUT is specified as peripheral after a reset or when booting the PC. To change the source, the source address (see Fig. 6.2) has to be written to the register OPTOOUTMUXx



Address	Peripheral
0x0 (default)	OPTOOUT(x)
0x1	OC-Unit0
0x2	OC-Unit1
0x3 - 0xF	reserved

Fig. 6.1

Fig. 6.2



6.5 Port Addresses

Offset Address Oxogoo O	Bit Range 33:116 15:0 31:16 15:0 31:16 15:0 31:16 15:0 31:16 15:0 31:16 15:0 31:16	Bits 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/1 reserved (*) OPTOOUT <15:0> reserved (*) OPTOOUTMUX0 [3:0]	2 17/1 16/0
	31:16 15:0 31:16 15:0 31:16 15:0 15:0 16:0 31:16 16:0	25/9 24/8 23/7 22/6 21/5 20/4 1 reserved (*) OPTOOUT <15:0> reserved (*) ed (*)	17/1
		reserved (*) PTOOUT <15:0> reserved (*)	
		PTOOUT <15:0> reserved (*)	
		reserved (*)	
			TMUX0 [3:0]
	<u> </u>	reserved (*)	
\vdash		reserved (*) OPTOOUTMUX1 [3:0]	TMUX1 [3:0]
_		reserved (*)	
		reserved (*) OPTOOUTMUX2 [3:0]	TMUX2 [3:0]
	L	reserved (*)	
UXU3CC OPTOOUTMUX3	15:0	reserved (*) OPTOOUTMUX3 [3:0]	TMUX3 [3:0]
	31:16	reserved (*)	
HQI UXUSDO OPTOOUTIMUA4	15:0	reserved (*) OPTOOUTMUX4 [3:0]	TMUX4 [3:0]
FOR PARTICIPATION AND AND AND AND AND AND AND AND AND AN	31:16	reserved (*)	
	15:0	reserved (*) OPTOOUTMUX5 [3:0]	TMUX5 [3:0]
_	31:16	reserved (*)	
UXUSDO OPTODO IMUAO	15:0	reserved (*) OPTOOUTMUX6 [3:0]	TMUX6 [3:0]
ZVI MITI IOOTAO OASOVO	31:16	reserved (*)	
	15:0	reserved (*) OPTOOUTMUX7 [3:0]	TMUX7 [3:0]
N INT I OCTAC CEC.	31:16	reserved (*)	
_	15:0	reserved (*) OPTOOUTMUX8 [3:0]	TMUX8 [3:0]
	31:16	reserved (*)	
UXUSE4 OPTOOUTMUAS	15:0	reserved (*) OPTOOUTMUX9 [3:0]	TMUX9 [3:0]
0.03E9 0.00	31:16	reserved (*)	
	15:0	reserved (*) OPTOOUTMUX10 [3:0]	TMUX10 [3:0]



Address Register Name Range 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 17/1 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 17/1 15/0 15/0 15/0 15/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16/0 16	
0x03EC OPTOOUTMUX11	
0x03EC OPTOOUTMUX11 15:0 reserved (*) 0x03F0 OPTOOUTMUX12 15:0 reserved (*) 0x03F4 OPTOOUTMUX13 31:16 reserved (*) 0x03F4 OPTOOUTMUX13 15:0 reserved (*)	22/6 21/5 20/4 19/3 18/2 17/1 16/0
0x03FU OPTOOUTMUX12 15:0 reserved (*) 0x03F4 OPTOOUTMUX13 31:16 reserved (*) 0x03F4 OPTOOUTMUX13 15:0 reserved (*)	
0x03F0 OPTOOUTMUX12 31:16 reserved (*) 0x03F4 OPTOOUTMUX13 31:16 reserved (*) 15:0 15:0 reserved (*)	OPTOOUTMUX11 [3:0]
0x03F4 OPTOOUTMUX13 15:0 reserved (*) 0x03F4 OPTOOUTMUX13 15:0 reserved (*)	
0x03F4 OPTOOUTMUX13 11:6 reserved (*)	OPTOOUTMUX12 [3:0]
UXUST4 OT1 OCU INICATE 15:0	
	OPTOOUTMUX13 [3:0]
a constant (*) 31:16	
uxusro Ori COUIMUA 14 15:0 reserved (*)	OPTOOUTMUX14 [3:0]
reserved (*)	
UXUSTC OFFICOLIMIOA13 15:0 reserved (*)	OPTOOUTMUX15 [3:0]

(*) reserved area has to be assigned with 0



Register OPTOOUT:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24				ι	J			
31.24				rese	rved			
23:16	U							
23.10				rese	rved			
15:8				R	W			
OPTOOUT <15:8>								
7:0				R	W			
7.0				OPTOOL	JT <7:0>			

Bit 31 - 16 reserved (value 0 is written)

Bit 15 - 0 **OPTOOUT <15:0>** (default = 0)

The value determines the state of the output optocouplers. Each bit corresponds to one optocoupler output (OPTOOUT<0> = OUT00, OPTOOUT<13> = OUT13)

If the respective bit is 1, the corresponding optocoupler output is enabled. If the respective bit is 0, the corresponding optocoupler output is locked.

Register OPTOOUTMUXx:

Bit Range	Bit Bit Bit Bit Bit Bit Bit 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/1										
31:24				ι	J						
31:24	reserved										
23:16	U										
23.16	reserved										
15:8	U										
15.6	reserved										
7:0	U R/W										
7.0		rese	rved		OPTOOUTMUXx <3:0>						

Bit 31 - 4 reserved (value 0 is written)

Bit 3 - 0 **OPTOOUTMUXx <3:0>** (default = 0)

Determines, which peripheral is connected to the output optocoupler 0 = register OPTOOUT

1 = OC-Unit0

2 = OC-Unit1

3 - 15 = reserved



7. Counter

The board WASCO-PCIe8117 provides a total of 16 32-bit event counters (rising edges). Every single counter can be freely assigned to one digital input. Furthermore, each counter can trigger an interrupt in the event of an overflow.

7.1 Basic function

- 1. For using a counter start by selecting a source. For this purpose every counter has its own 32-bit register (COUNTMUXxx).
- 2. Next, the counter has to be preloaded via the register COUNTLDxxx. In general, the value 0 is written to the register.
- 3. Finally, the counter is activated by setting the first bit in the register COUNTexx. From this point, the counter starts to count every rising edge. In the event of an overflow the bit corresponding to the counter is set in the register COUNTIR. To detect another overflow, this bit has to be cleared by setting the bit allocated to the counter in the register COUNTIRr.
- 4. To determine the counter value read out the register COUNTxx.

7.2 Interrupt function

Every overflow of a counter sets the bit allocated to the counter in the register COUNTIR. When the interrupt line has been enabled by setting the relevant bit in the register COUNTIRe, then the overflow will be passed on to the interrupt controller. In order to be able to reset the overflow bit, the bit assigned to the counter has to be set in the register COUNTIRr. After an internal reset of an overflow bit, the bit set in the register COUNTIRr will be reset automatically.



7.3 Port Addresses

	16/0		en		en		en		en		eu		en		eu											
	17/1																									
-	18/2																									
	19/3																									
-																										
-	5 20/4																									
	21/5																									
	22/6																									
Bits	23/7	reserved (*)	(*)	reserved (*)	*	reserved (*)	(*)																			
Δ	24/8	reser	reserved (*)																							
	25/9		res																							
	0/10																									
	7/11																									
-	31/15 30/14 29/13 28/12 27/11 26/10 25/9																									
	13 28																									
-	14 29/																									
-	5 30/																									, diii
	31/1	9		9		9		3		9		(0		9		(0		0		3		9		(0		2
Bit	2	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	jooci
ame		9	שַ		D	٥	D.	٥	מַ		Ď		Ď	٥	Ď		D	٥	Ď	٥	p D	٥	3	١	D	4
Register Name		OTIVITOO		COLINIT 10		CTIALIO	Z NO	COLINITOO		FIAI	COOIN 46	HIVE		FIAI		FIAL		E		H	COOIN SE	FIA		FIA 1		4
Regis			3)		3		5		ر د	5	3	C	3	5	3	5	3		3	Š	3	2	3	(*) have been to be seen they be seen they be with the control of the seen they be seen the seen they be seen the seen they be seen the seen they be seen the seen they be see
et	3		3	2		٥	 0	ر	3	2		2	<u>+</u>	0	0	(<u></u>	Ç		2	47	o	070	())	0
Offset Address		000100	2 X	00100	3	000	X X	00100	2	2,5	010100	250	0 X 0 4	2,5	01010	25	20 ×0	000	X	250	UX I UZ4	2,5	0X1020	3	UX 102C	(*)

(*) reserved area has to be assigned with 0



Offset	Register Name	Bit	Bits
Address		Kange	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
0.00	OO 18174.35	31:16	reserved (*)
080180	az I I NOOO	15:0	reserved (*)
0×1034	COLINIT136	31:16	reserved (*)
50		15:0	reserved (*)
000	HI41	31:16	reserved (*)
0X1030	COON 14e	15:0	reserved (*)
0,50	COLINITAE	31:16	reserved (*)
OX 103C	aciinooo	15:0	reserved (*)
000 120	O-FINITO-	31:16	reserved
0001 X0		15:0	reserved
007	E E	31:16	COUNT0<31:16>
001100	0 000	15:0	COUNT0<15:0>
7077		31:16	COUNT1<31:16>
0X1104		15:0	COUNT1<15:0>
007770	C E	31:16	COUNT2<31:16>
001100	0000	15:0	COUNT2<15:0>
7,7	E E	31:16	COUNT3<31:16>
20 20	2000	15:0	COUNT3<15:0>
7,70		31:16	COUNT4<31:16>
01110	0000 4	15:0	COUNT4<15:0>
7	1	31:16	COUNT5<31:16>
X)	CINIO	15:0	COUNT5<15:0>
0,744	STALICO	31:16	COUNT6<31:16>
01110	00000	15:0	COUNT6<15:0>

(*) reserved area has to be assigned with 0 EV05



(*) reserved area has to be assigned with 0





Register COUNTxe:

Bit Range	Bit 31/23/15/7	Bit											
31:24		U											
31.24	reserved												
23:16	U												
23.10	reserved												
15:8	U												
15.6	reserved												
7:0	U												
7:0	·			reserved				en					

Bit 31 - 1 reserved (value 0 is written)
Bit 0 **COUNTxe<0>** (default = 0)

lock or enable the counter

0 = lock (default)

1 = enable

Register COUNTx:

Bit Range	Bit 31/23/15/7	Bit Bit Bit Bit Bit Bit Bit Bit Bit 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0											
31:24		R/W											
31.24	COUNTx <31:24>												
23:16	R/W												
23.16	COUNTx <23:16>												
15:8	R/W												
COUNTx <315:8>													
R/W													
7:0				COUNT	x <7:0>								

Bit 31 - 0 **COUNTx <31:0>** (default = 0)

this register allows to read out the current counter value of the counter x and to write to (for example for the initial state).



Register COUNTMUXx:

Bit Range	Bit 31/23/15/7											
31:24		U										
31.24	reserved											
23:16	U											
23.10	reserved											
15:8	U											
15.6	reserved											
7.0	R/W											
7:0				COUNTM	UXx <7:0>							

Bit 31 - 8 reserved (value 0 is written)

Bit 7 - 0 **COUNTMUXx <7:0>** (default = 0)

the register value determines the card peripheral applied to the counter

0 = Optocoupler input IN00 (default)

1 = Optocoupler input IN01

.

15 = Optocoupler input IN15

255 - 16 = reserved -> to be assigned with 0



8. Timer

The available 32-bit timers can be used as a timer or for configurable interval interrupt triggering. For this, intervals between 0 and 4294967295µs can be adjusted in steps of 1µs.

8.1 Using as an interval interrupt trigger

- 1. Start with clearing the timer x by deleting the bit 0 of the register TIMERxe and then reset the timer. This reset is executed by writing the value 0 to the register TIMERx.
- 2. Next, determinate the interval. The duration of the interval is set in the writable 32-bit register TIMERCOMPx
- Interval duration = $(TIMERCOMPx + 1)*1\mu s$
- 3. In order to trigger an interrupt after the interval has elapsed, the timer has to be enabled. For this, set the corresponding bit in register TIMERIRe. (Attention: the interrupt controller has to be enabled, too)
- 4. The timer being configured completely, activate it by setting bit 0 in the register TIMERxe.
- 5. If the interrupt has been triggered, this can be checked in the register TIMERIR. To receive a new interrupt, the source bit must be cleared by setting the respective reset bit in register TIMERIRr



8.2 Port Addresses

	0		_		_								
	16/0		en		eu								
	17/1												
	18/2												
	19/3												
	20/4												
	21/5												
	22/6					Á	٨	é	_	1:16>	2:0>	1:16>	5:0>
Bits	23/7	reserved (*)	(*)	reserved (*)	(*)	<31:16	<15:0	<31:16	<15:0	P0 <3	1P0 <1	IP1 <3	1P1 <1
Θ	24/8	reserv	reserved (*)	reserv	reserved (*)	TIMER0 <31:16>	TIMER0 <15:0>	TIMER1 <31:16>	TIMER0 <15:0>	TIMERCOMP0 <31:16>	TIMERCOMP0 <15:0>	TIMERCOMP1 <31:16>	TIMERCOMP1 <15:0>
	25/9		res		res	F	_	F	-	TIME	TIME	TIME	TIME
	26/10												
	27/11												
	28/12												
	9/13												
	0/14 2												
	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6												
Bit	B B B B	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0
	_										2		
Register Name		1		TIMED10		L	DATINI	FINALD 4	VER -				
Regis	1	F	=	F	=	F	Ξ	F	Ξ			TIMEPCOMB	
Offset	Addless	6	0x1400	707	<u>+</u>	6	0x 14z0	707	0X1424	6	0x1430		454 XO
03	¥	2	Š	2	5	2	Š	2	Š	2	Š	2	Š

(*) reserved area has to be assigned with 0



Register TIMERxe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				ι	J					
31.24				rese	rved					
23:16				ι	J					
23.10	reserved									
15:8		U								
15.6		reserved								
7:0	U R/W									
7:0				reserved				en		

Bit 31 - 1 reserved (value 0 is written)

Bit 0 **TIMERxe<0>** (default = 0)

start or stop the timer

0 = stopped (default)

1 = started

Register TIMERx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				R/	W						
31.24				TIMERx	<31:24>						
23:16				R/	W						
23.10	TIMERx<23:16>										
15:8		R/W									
15.6		TIMERx<15:8>									
7:0	R/W										
7:0				TIMER	x<7:0>						

Bit 31 - 0 **TIMERx<0>** (default = 0)

this register allows to read out the current value of the timer x and to write to (for example for the initial value).



Register TIMERCOMPx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				R/	W						
31.24				TIMERCON	1Px<31:24>						
23:16				R/	W						
23.10				TIMERCON	1Px<23:16>						
15:8		R/W									
15.6		TIMERCOMPx<15:8>									
7:0		R/W									
7.0				TIMERCO	MPx<7:0>						

Bit 31 - 0 **TIMERCOMPx<0>** (default = 0)

The value of the register TIMERCOMP determines the interval duration of the timer

TIMERCOMP = Interval duration - 1



9. Input Capture Unit

The Input Capture Units (IC-Unit) allow to measure pulse duration and period of received signals. Each one of the units has its own 32-bit timer for time measurement in steps of $1\mu s$, and can be assigned to any digital input by programming.

9.1 Continuous measurement of periodic signals

In this mode, the input signal is scanned regularly when the function is activated, and the period duration and pulse duration is determined. For this, the unit starts measuring at the first rising edge at the input and ends it at the following rising edge. Measurement completed, automatically the period duration and the pulse duration is computed and the values are written to the registers ICPERIODLx and ICPULSLx. At the next rising edge, the unit starts to measure by itself.

9.1.1 Application

- 1. Make sure, the intended unit to be deactivated before configuration. The IC Unit is disabled by clearing the bit 0 in the register ICUNITex.
- 2. When the IC-Unit is deactivated, carry out the configuration in register ICCONFIGx. For the continuous measurement of periodic signals write the value b0000(bin) in the mode section.
- 3. When the unit is configured, then the source has to be selected by writing it into register ICMUXx.
- 4. Now to start the measurement, set bit 0 in the register ICUNITex.

Attention: please pay attention to the varying switching delays when using the optocoupler inputs. These change the pulse width.



9.1.2 Interrupt function

In addition to the measurement of the period and the pulse duration, it is possible to trigger an interrupt after completion. For this you activate the interrupt function by setting the corresponding bit in register ICUNITRe. When the interrupt is triggered, read out the source in register ICUNITIR and again activate the source by setting the corresponding bit in register ICUNITIRr.



9.2 Port Addresses

Offset	Register Name	Bit	Bits
		יאפוואם	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
2.5		31:16	reserved (*)
0X 14C0	an incom	15:0	reserved (*)
7 7 7	C FINIT	31:16	reserved (*)
17 h		15:0	reserved (*)
7		31:16	reserved (*)
UX14E0	ICCONFIGO	15:0	reserved (*)
7 7 7 7		31:16	reserved (*)
UX14E4	IOCONFIG	15:0	reserved (*)
7	02.1840	31:16	reserved (*)
000100	ICIMIOAU	15:0	reserved (*) ICMUX0 <7:0>
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	31:16	reserved (*)
DXI504	I KOMONI	15:0	reserved (*) ICMUX1 <7:0>
77.0	= 100	31:16	ICPULS0 <31:16>
0X1340	ICPULSU	15:0	ICPULS0 <15:0>
7777	= 100	31:16	ICPULS1 <31:16>
0X1344	ICPOLS	15:0	ICPULS1 <15:0>
7	0000	31:16	ICPERIOD0 <31:16>
000100	OZ PERIODO	15:0	ICPERIOD0 <15:0>
0.4504	OUCIGERO	31:16	ICPERIOD1 <31:16>
† 00 X 10	ICLENICEO	15:0	ICPERIOD1 <15:0>

(*) reserved area has to be assigned with 0



Register ICUNITxe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				ι	J						
31.24				rese	rved						
23:16				ι	J						
23.16				rese	rved						
15.0	U										
15:8		reserved									
7.0	U R/M										
7:0				reserved				en			

Bit 31 - 1 reserved (value 0 is written)
Bit 0 ICUNITxe<0> (default = 0)

Start and stop the IC-Unit

0 = stopped (default)

1 = started (operating measuring)

Register ICCONFIGx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				l	J					
31.24				rese	rved					
23:16				ι	J					
23.10	reserved									
15:8	U									
13.6		reserved								
7:0	U R/W									
7.0		rese	rved			ICMODE	Ex <3:0>			

Bit 31 - 4 reserved (value 0 is written)

Bit 3 - 0 **ICMODEx<3:0>** (default = 0)

Determines the mode the IC Unit is working with

0 = Mode 0 operates continuous measurement of pulse and period duration of periodic signals (default)

1 - 15 = reserved (assign with 0)



Register ICMUXx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				ι	J						
31.24				rese	rved						
23:16				ι	J						
23.16				rese	rved						
45.0		U									
15:8		reserved									
7.0		R/W									
7:0				ICMUX	x <7:0>						

Bit 31 - 8 reserved (value 0 is written)

Bit 7 - 0 **ICMUXx <7:0>** (default = 0)

The register value determines the card peripheral the IC unit is applied to

0 = Optocoupler input IN00 (default)

1 = Optocoupler input IN01

.

15 = Optocoupler input IN15

255 - 16 = reserved -> assign with 0



Register ICPULSx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				F	?						
31.24				ICPULSX	<31:24>						
23:16				F	2						
23.16	ICPULSx <23:16>										
15:8		R									
15.8		ICPULSx <15:8>									
7:0		R									
7:0				ICPULS	Sx <7:0>						

Bit 31 - 0 ICPULSx<31:0>

From this register read out the last measured pulse duration in $\ensuremath{\mu s}$

Register ICPERIODx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				F	₹						
31.24				ICPERIOD)x <31:24>						
23:16				F	₹						
23:16	ICPERIODx <23:16>										
15:8		R									
15.6		ICPERIODx <15:8>									
7:0		R									
7:0				ICPERIO	Dx <7:0>						

Bit 31 - 0 ICPERIODx<31:0>

From this register read out the last measured period duration in μs



10. Output Compare Unit

The board WASCO-PCIe8117 brings the option to the user to link a PWM function to the outputs or to return discrete pulses via the Output Compare Units. In this case, square-wave signals with a period duration of 2 to 2^{32} µs and a pulse duration of 1 to 2^{32} µs can be generated.

Attention: although the OC unit enables a resolution in a microsecond range, due to the output optocoupler specifications only graduations in millisecond range make sense.

10.1 PWM

The Output Compare Units enable the user to apply a PWM to any optocoupler output.

10.1.1 Operating principle

In order to realize the PWM, the OC Unit is using a writable 32-bit timer with adjustable period duration in μ s (OCPERIODx) and a two-level compare register (OCUNITORx) to set the pulse duration in μ s. If the OC Unit is deactivated, there is a LOW at the output (optocoupler output blocks). If the OC Unit is started in PWM mode, the timer starts counting in μ s-clock and the OC output remains LOW. When the timer reaches the value in the register OCPERIODx, it will run over to the next cycle and start counting again at 0. Also at an overflow, the pipeline register connected to the timer will take-over the pulse duration configured in the register OCUNITORx, as soon as the OC output is set to HIGH (provided the pulse duration is not 0 μ s). When the timer value (OCTIMERx) matches the value of the pipeline register connected to the timer, the output will be set to LOW until the next timer overflow.



The application of the two-level pulse duration register ensures the complete return of each period prior to transfer, if the pulse duration is changed during OC operating.

If you want to skip the first period after starting the OC unit, in which no pulse at the output is emitted, you can preload the timer accordingly with another value than 0 (-> reduction of the period).

10.1.2 Calculation of the register values

OCPERIODx = Period duration in μ s + 1 [μ s]

OCUNITORx = Pulse_duration_in_\mu s [\mu s]

OCTIMER = clocks [µs]

10.1.3 Application example

- 1. Deactivate the OC unit by clearing the corresponding bit in the register OCUNITxe
- 2.Connect the OC unit to the required optocoupler output. For this, select the source in the optocoupler OPTOOUTMUXx register (see chapter optocoupler output multiplexer)
- 3. Preload the OC timer of the OC unit. Here usually the value 0x00000000 is written to the register OCTIMERx.
- 4. Define the period duration of the PWM. For this, write the period duration to the register OCUNITORx as follows:

OCPERIODx = Period duration - 1 [µs]

5. Define the pulse duration. For this, write the pulse duration to the register OCPULSx as follows:

OCPULSx = Pulse duration [µs]

- 6. Select the mode of the OC unit. For using the PWM, the value 0 has to be written to the register OCCONFIGx
- Activate the OC unit by setting the corresponding bit in register OCUNITe.




10.2 Pulse output

In addition to the PWM, the OC unit makes it possible to output separate µs-accurate pulses at the optocoupler outputs.

10.2.1 Functionality

To output separate positive pulses (= optocoupler enabled) you primarily have to configure the registers. Then, each time the en-bit is cleared and then set in the register OCUNITxe, you can issue a pulse as shown in the figure below:



To change the pulse duration, the OC unit always has to be deactivated (en-Bit in the OCUNITxe register cleared).

10.2.2 Calculation of the register values

OCPERIODx = Pulse_duration_in_µs



10.2.3 Application example

- 1. How to configure the OC unit
- a) Deactivate the unit by clearing (= 0) the en-Bit in the register OCUNITxe
- b) Connect the OC unit to the required optocoupler output. For this, select the source in the OPTOOUTMUXx register (see chapter optocoupler output multiplexer)
- c) Preload the OC timer of the OC unit with the value 0. For this, write 0x00000000 to the register OCTIMERx.
- d) Load the pulse duration wanted to the register OCPERIODx (see also chapter 10.02.2 Calculation of the register values)
- e) Load the word 1 to the register OCUNITORx.
- f) Select the mode Single Pulse by writing the value 1 to the mode section in the register OCCONFIGx.
- 2. How to output a pulse
- a) Deactivate OC unit by clearing the enable bit in register OCUNITxe.
- b) Activate OC unit by setting the enable bit in register OCUNITxe. As a result the pulse is applied to the selected output.



Address Mange 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 33/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 0x15C0 0CUNITOE 15.0 reserved (*)	Offset	Register Name	Bit	Bits
OCUNITOR 31:16 reserved (*) OCUNITION 15:0 reserved (*) OCTIMERO 31:16 reserved (*) OCTIMERO 31:16 OCTIMERO «31:16» OCTIMERI 31:16 OCTIMERI «15:0» OCUNITORO 31:16 OCTIMERI «15:0» OCUNITORO 31:16 OCUNITORO «16:0» OCUNITORI 31:16 OCUNITORI «16:0» OCPERIODO 31:16 OCUNITORI «16:0» OCPERIODO 31:16 OCMERIODO «31:16» OCPERIODO 31:16 OCMERIODO «16:0» OCCONFIGO 31:16 OCMERIODO «16:0» OCCONFIGO 31:16 OCMERIODI «16:7» OCCONFIGO 31:16 OCMERIODI «16:7» OCCONFIGO 31:16 OCMERIODI «16:7» OCCONFIGO 31:16 OCMERIODI «16:7» OCCONFIGO 15:0 OCMERIODI «16:7» OCCONFIGO 15:0 OCMERIODI «16:7» OCCONFIGO 15:0 OCMERIODI «16:7» OCCONFIGO 15:0 OCCONFIGO	Address)	Kange	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1
OCUNITY 15.0 reserved (*) OCUNITY 15.0 reserved (*) OCTIMERO 15.0 OCTIMERO <31:16> OCTIMERA 15.0 OCTIMERA <15:0> OCUNITORO 31:16 OCTIMERA <15:0> OCUNITORO 31:16 OCUNITORO <15:0> OCUNITORA 15:0 OCUNITORA <15:0> OCPERIODO 31:16 OCCUNITORA <15:0> OCPERIODO 15:0 OCCERRIODO OCPERIODO 15:0 OCCERRIODO OCPERIODO 15:0 OCCERRIODO OCCONFIGO 15:0 OCCERRIODO 15:0 COCPERIODO 15:7> OCCONFIGO 15:0 OCRERIODO 15:0 RESERVED OCMODEO 15:0 RESERVED OCREDERO 15:0 RESERVED OCREDERO <t< td=""><td>7.0</td><td></td><td>31:16</td><td>reserved (*)</td></t<>	7.0		31:16	reserved (*)
OCUNITTE 13:16 reserved (*) OCTIMERO 15:0 COTIMERO <31:16> 15:0 OCTIMERO <15:0> A1:16 OCTIMERO <15:0> OCTIMERO <15:0> 15:0 OCTIMERO <15:0> A1:16 OCUNITORO A1:16 OCTIMERO <15:0> 15:0 OCUNITORO <31:16> A1:16 OCCHINITORO A1:16 OCCUNITORO <15:0> A1:16 OCCHINITORO <15:0> A1:16 OCCERIODO A1:16 OCCERIODO <21:16> OCCERIODO A1:16 OCCERIODO <21:16> A1:16 OCCERIODO <21:16> A1:16 OCCERIODO A1:16 OCCERIODO <21:16> A1:16 OCCERIODO <21:16> A1:16 OCCONFIGO A1:16 OCCERIODO <21:16> A1:16 Creserved (*) OCMODED <3:0> A1:16 Creserved (*) OCMODED <3:0> A1:16 Creserved (*) OCMODED <3:0	OCI XO		15:0	
OCTIMERO 15.0 reserved (*) OCTIMERO 31:16 OCTIMERO <31:16> OCTIMERI 15.0 OCTIMERI <31:16> OCUNITORO 31:16 OCTIMERI <31:16> OCUNITORO 31:16 OCUNITORO <31:16> OCUNITORI 31:16 OCUNITORI <31:16> OCPERIODO 31:16 OCUNITORI <31:16> OCPERIODO 31:16 OCPERIODI <31:16> OCPERIODI 31:16 OCPERIODI <31:16> OCCONFIGO 15:0 OCPERIODI <31:16> A1:16 OCPERIODI <31:16> OCCONFIGO 15:0 OCPERIODI <31:16> A1:16 OCPERIODI <31:16> OCMODEO <3:00	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		31:16	reserved (*)
OCTIMERO 31:16 OCTIMERO <31:16> OCTIMERI 45:0 OCTIMERI <31:16> OCUNITORO 15:0 OCTIMERI <31:16> OCUNITORO 15:0 OCTIMERI <45:0> OCUNITORI 31:16 OCUNITORI <45:0> OCPERIODO 31:16 OCPERIODO <41:16> OCPERIODI 31:16 OCPERIODO <41:16> OCCERIODI 31:16 OCPERIODI <41:16> OCCONFIGO 15:0 OCPERIODI <41:7> OCCONFIGO 15:0 OCPERIODI <41:7> OCCONFIGO 15:0 OCPERIODI <41:7> A1:16 OCCPERIODI <41:16> A1:16 OCCPERIODI <41:16	0X 13C4		15:0	
OCTIMERA 15:0 OCTIMERA (-5:0)- OCTIMERA 31:16 OCTIMERA (-5:0)- OCUNITORA 15:0 OCUNITORA (-5:0)- OCUNITORA 15:0 OCUNITORA (-5:0)- OCUNITORA 31:16 OCCUNITORA (-5:0)- OCPERIODA 15:0 OCCPERIODA (-5:1)- OCCPERIODA 31:16 OCCPERIODA (-5:1)- OCCPERIODA 31:16 OCCPERIODA (-5:7)- OCCONFIGO 15:0 OCCPERIODA (-5:7)- OCCONFIGO 15:0 OCCPERIODA (-5:7)- A1:16 OCCPERIODA (-15:7)- OCCONFIGO 15:0 OCCPERIODA (-15:7)- A1:16	7.0	THE CO	31:16	OCTIMER0 <31:16>
OCTIMER1 31:16 OCTIMER1 < 31:16> OCUNITOR0 45:0 OCUNITOR0 < 31:16> OCUNITOR1 45:0 OCUNITOR0 < 43:16> A1:16 OCUNITOR1 < 31:16> OCPERIOD0 31:16 OCPERIOD0 < 31:16> OCPERIOD1 43:16 OCPERIOD1 < 31:16> OCCONFIG0 31:16 OCPERIOD1 < 31:16> OCCONFIG0 31:16 OCPERIOD1 < 15:7> OCCONFIG0 15:0 Creserved (*) A1:16 Creserved (*) A1:16 Creserved (*)	0091.X0		15:0	OCTIMER0 <15:0>
OCUNITORO 31:16 OCCUNITORO <31:16> OCUNITORO 31:16 OCCUNITORO <15:0> OCUNITORI 31:16 OCCUNITORI <31:16> OCERIODO 31:16 OCCERIODO <31:16> OCPERIODI 31:16 OCCERIODI <31:16> OCCERIODI 31:16 OCCERIODI <31:16> OCCONFIGO 15:0 OCCERIODI <31:16> OCCONFIGO 15:0 Creserved (*) A1:16 Creserved (*) Creserved (*) A1:16 Creserved (*) Creserved (*)	7007	CTIME 2	31:16	OCTIMER1 <31:16>
OCUNITORO 31:16 OCUNITORO <31:16> OCUNITOR 15:0 OCUNITOR C45:0> OCUNITOR 31:16 OCUNITOR C45:0> OCPERIODO 31:16 OCPERIODO C45:0> OCPERIODO 31:16 OCPERIODO C45:7> OCPERIODI 31:16 OCPERIODI C45:7> OCCONFIGO 15:0 OCPERIODI C45:7> OCCONFIGO 15:0 Creserved (*) C65:0> 15:0 T65:0 C65:0> C65:0> 15:0 T65:0 C65:0> C65:0> 15:0 T65:0 C65:0> C65:0> 15:0 T65:0 C65:0> 15:0 T65:0 C65:0> 15:0 T65:0 T65:0 15:0 T65:0 T65:0	0X1004	00 IMER	15:0	OCTIMER1 <15:0>
OCUNITOR 15:0 OCUNITOR <15:0> OCUNITOR1 31:16 OCUNITOR <15:0> OCPERIOD0 31:16 OCPERIOD0 <31:16> 15:0 OCPERIOD0 <15:7> OCPERIOD1 <31:16> OCPERIOD1 31:16 OCPERIOD1 <15:7> OCCONFIG0 31:16 Ceserved (*) 15:0 reserved (*) 15:0 reserved (*) 15:0 reserved (*)	000	O D E INI	31:16	OCUNITOR0 <31:16>
OCUNITOR1 31:16 OCUNITOR1 <31:16> OCPERIODD 31:16 OCPERIODO <31:16> 15:0 OCPERIODO <15:7> OCPERIODO <15:7> OCPERIOD 31:16 OCPERIODO <15:7> OCCONFIGO 31:16 OCPERIODO <15:7> OCCONFIGO 31:16 Reserved (*) A1:16 Reserved (*) Inserved (*) OCCONFIGO 15:0 Reserved (*)	0×10×0	OCONICAS	15:0	OCUNITOR0 <15:0>
OCCENTION 15:0 OCCPERIODO <31:16> OCPERIODO 31:16 OCCPERIODO <15:7> OCCPERIODO 31:16 OCCPERIODO <15:7> OCCONFIGO 31:16 OCCPERIODO <15:7> OCCONFIGO 31:16 Reserved (*) A1:16 Reserved (*) Increased (*) A1:16 Reserved (*) Increaserved (*) A1:16 Reserved (*) Increaserved (*)	770077	POLINI DO	31:16	OCUNITOR1 <31:16>
OCPERIODO 31:16 OCPERIODO <31:16> OCPERIOD 31:16 OCPERIODO <15:7> A1:16 OCPERIOD COPERIOD A1:16 OCPERIOD COPERIOD A1:16 OCCONFIG Teserved (*) A1:16 Teserved (*) Teserved (*) A1:16 Teserved (*) Teserved (*)	0X1024	OCONIOR	15:0	OCUNITOR1 <15:0>
OCPERIOD 45:0 OCPERIOD <15:7> OCCONFIGO 31:16 OCPERIOD <15:7> OCCONFIGO 31:16 reserved (*) OCCONFIGO 15:0 reserved (*) 15:0 reserved (*)	000	000101000	31:16	OCPERIOD0 <31:16>
OCPERIOD1 31:16 OCPERIOD1 <31:16> OCCONFIGO 31:16 reserved (*) OCCONFIG1 31:16 reserved (*) A1:16 reserved (*) A1:16 reserved (*)	0001 X0	OCPERIODO	15:0	OCPERIOD0 <15:7>
OCCONFIGO 31:16 Ceserved (*) OCCONFIGO 31:16 reserved (*) OCCONFIGO 31:16 reserved (*) Altitle reserved (*)	77007	OCERIOR	31:16	OCPERIOD1 <31:16>
OCCONFIG0 31:16 reserved (*) 15:0 reserved (*) OCCONFIG1 31:16 reserved (*) 15:0 reserved (*)	0X 1004	טטאפאטט	15:0	OCPERIOD1 <15:7>
OCCONFIG1 15:0 reserved (*) OCCONFIG1 15:0 reserved (*)	0000	0000	31:16	reserved (*)
OCCONFIG1 31:16 reserved (*) 15:0 reserved (*)	0001 X0	OCCONFIGURE	15:0	
15:0 reserved (*)	0×1684	CCCONEIG	31:16	reserved (*)
	0X 1004		15:0	

(*) reserved area has to be assigned with 0



Register OCUNITxe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				l	J						
01.21				rese	rved						
23:16				ι	J						
23.10				rese	rved						
15.0		U									
15:8		reserved									
7:0		U R/W									
7:0				reserved				en			

Bit 31 - 1 reserved (value 0 is written)

Bit 0 **OCUNITxe<0>** (default = 0)

Start or stop OC Unit

0 = stopped (default)

1 = started (operating measurements)

Register OCTIMERx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24				R/	W					
31:24				OCTIMER	x <31:24>					
23:16				R/	W					
23:16		OCTIMERx <23:16>								
15:8		R/W								
15.6		OCTIMERx <15:8>								
7:0		R/W								
7:0				OCTIME	Rx <7:0>					

Bit 31 - 0 **OCTIMERx<31:0>** (default = 0)

From this register read out or write to (e.g. for the initial state) the current value of the OC Timer \boldsymbol{x}



Register OCUNITORx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				F	₹					
				OCUNITOR	Rx <31:24>					
23:16				F	?					
23.10				OCUNITOR	Rx <23:16>					
15:8				F	₹					
15.6		OCUNITORx <15:8>								
7:0				F	?					
/.0				OCUNITO	ORx <7:0>					

Bit 31 - 0 **OCUNITORx<31:0>** (default = 0)
Defines the pulse duration of the OC Unit x in μs
Pulse duration = OCUNITORx [μs]

Register OCPERIODx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				F	?					
31.24				OCPERIO	Ox <31:24>					
23:16				F	2					
23:16				OCPERIO	Ox <23:16>					
15:8		R								
15.6		OCPERIODx <15:8>								
7:0		R								
7.0				OCPERIO	Dx <7:0>					

Bit 31 - 0 OCPERIODx<31:0> (default = 0)

Defines the period duration of the OC Unit x in μs

Period duration = OCPERIODx +1 [μs]



Register OCCONFIGx:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				ι	J					
31.24				rese	rved					
23:16				ι	J					
23.10				rese	rved					
15:8		U								
15.6		reserved								
7:0		U R/W								
/.0		rese	rved			OCMOD	Ex <3:0>			

Bit 31 - 4 reserved (value 0 is written)

Bit 3 - 0 **OCMODE**x < 3:0 > (default = 0)

Determines the mode of the OC Unit

0 = Mode 0 -> Pulse Width Modulation (default)

1 = Mode 1 -> discrete pulse output

2 - 15 = reserved (assign 0)



11. Interruptcontroller

The interrupt controller is used to process the single interrupts from the various possible sources. It can enable single interrupt sources or can detect the sources of triggered interrupts.

The 32 bit register INTCON is the Central Unit as shown in fig 11.1. Here all possible interrupt sources (partially already processed) are merged. If an interrupt is triggered, e.g. by an edge on an optocoupler input, this is passed to the first bit in the register INTCON. Whenever the register value of INTCON is nonzero (one or more interrupts are applied) this will be forwarded to INT. Thus, INT represents a type of gate register. The interrupt will be forwarded to the PC when the board's interrupt function is enabled (INTe = 1) and the register is reset. The interrupt line to the PC is blocked for any further interrupts when an interrupt has been triggered. To enable again the line, the source has to be determined and the trigger serviced. During this time it is possible to trigger further interrupts from other sources on the board (e.g. by other egde inputs or timers), but they will not be forwarded to the PC. When an interrupt trigger is serviced and the respective source is enabled again, the respective bit in register INTCON will be set to 0 automatically. All of the interrupt triggers being serviced and reset (INT = 0), the register INT can be cleared by setting the first bit in the INTr register and another interrupt can be forwarded to the PC.




Fig. 11.1



As several sources of an optocoupler input edge interrupt are to consider, the source lines to the register INTCON usually are conditioned. This means, an additional 32 bit register can be applied to the respective bit of the register INTCON. In case of an edge detection of the optocoupler inputs, this is the register OPTOINF. In this register every bit represents one optocoupler input (see register description). Every single input can be armed individually to be an interrupt source (OPTOINFe) and enabled again after an interrupt is triggered and serviced (OPTOINFr).

The process completed, the respective bit in the register INTCON is set to 0 automatically.

Application

- 1. How to configure
- a) Check whether or not all interrupt sources are cleared (INTCON = 0)
- b) Enable single interrupt sources (see documentations of the respective peripherals)
- c) Enable interrupt function (INTe = 1)
- 2. Interrupt routine
- a) Identify interrupt source peripherals by reading INTCON and corresponding peripheral register if required
- b) Clear interrupt
- c) Check if there are any outstanding interrupts (INTCON = 0?)
- d) if c) is the case, clear all other interrupts as well
- e) Enable again the interrupt function (INTr = 1)



11.1 Port Addresses

(
OPTOIO	Offset	Register Name	Bit	Bits	
-PCI	Address	_	Range	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0	9/0
e16u	00000	F	31:16	reserved (*)	
LTRA C	02020	9	15:0	reserved (*)	- L
201	70000	Ė	31:16	reserved (*)	
7 by	0,40,204		15:0	reserved (*)	e
Mes	00000	O E	31:16	reserved (*)	
ssco	00000		15:0	reserved (*) INT7 INT6 INT5 INT4 reserved (*) INT1 INT0	0 L
mp l	0000	CTIMOTO	31:16	reserved (*)	
Date	0X0Z0C	OF LOSITE	15:0	OPTOINIFe <15:0>	
ntec	000	THE CE	31:16	reserved (*)	
hnik	0x0234		15:0	OPTOINIFr <15:0>	
Gm	0	LING	31:16	reserved (*)	
bН	OXOZAC	FINIO	15:0	OPTOINIF <15:0>	
	0 0 0	COLNIC	31:16	reserved (*)	
	UXUZAO		15:0	reserved (*)	ué.
	(COUNCE	31:16	reserved (*)	
	OXOZAC		15:0	OPTOINICCe<15:0>	
	7000	CINICE	31:16	reserved (*)	
	0.002.04	OLIO LIO	15:0	reserved (*)	set
	000000	OINIOTGO	31:16	reserved (*)	
	OXOZBO		15:0	reserved (*)	OINIC<0>
	0,000	GIFINIO	31:16	reserved (*)	
	040340	COONTINE	15:0	COUNTIRe <15:0>	
	770000	AGENTOO	31:16	reserved (*)	
ΕV	0x0344	2000	15:0	COUNTIRr <15:0>	
/05	(*) reserv	(*) reserved area has to be assigned with 0	assigi	led with 0	

(*) reserved area has to be assigned with 0



Offset	Register Name	Bit	Bits
Address)	Kange	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
0,00	di Fig.	31:16	reserved (*)
0X0340	COONTIK	15:0	COUNTIR<15:0>
090000	TIMEBIBS	31:16	reserved (*)
OXOSOO		15:0	reserved (*) TIMERIRe<1:0>
196020	TIMATE	31:16	reserved (*)
0x0304		15:0	reserved (*)
096020	TIMEDID	31:16	reserved (*)
000000	AINENII	15:0	reserved (*)
Jacoro	OITINITID	31:16	reserved (*)
205040		15:0	reserved (*) ICUNITIRe<1.0>
02000	-GI-INI OI	31:16	reserved (*)
0.4037.0	NI INCOL	15:0	reserved (*) ICUNITIR _{r<1:0>}
72000	GIFINI	31:16	reserved (*)
4 (2007)	AI III	15:0	reserved (*)

(*) reserved area has to be assigned with 0



Register INTe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				ι	J						
31.24				rese	rved						
23:16				ι	J						
23.10		reserved									
15:8		U									
15.8		reserved									
7:0		U R/W									
7:0				reserved				en			

Bit 31 - 1 reserved (write the vlaue 0)

Bit 0 **INTe<0>** (default = 0)

Enable or lock the card's interrupt function

0 = Interrupt locked (default)

1 = Interrupt enabled

Register INTr:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				ι	J					
31.24				rese	rved					
23:16				ι	J					
23.10				rese	rved					
15:8		U								
15.6		reserved								
7:0		U W								
7.0				reserved				en		

Bit 31 - 1 reserved (value 0 is written)

Bit 0 **INTr<0>**

The register INTCON is set to 0 by writing a 1 and a new interrupt can be triggered.



Register INTCON:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24				l	J				
31.24				rese	rved				
22.46				ι	J				
23:16				rese	rved				
45.0		U							
15:8		reserved							
7:0	U R U R								
/:0	reserved	II.	ITCON <6:4	l>	rese	rved	INTCO	V <1:0>	

Bit 31 - 7 reserved (value 0 is written)

Bit 6 **INTCON<6>**: signals an interrupt from one of the OC Units

0 = no interrupt was triggered by an OC Unit

1 = one of the OC Units has triggered an interrupt

Bit 5 **INTCON<5>**: signals an interrupt from one of the timers

0 = no interrupt was triggered by a timer

1 = one of the timers has triggered an interrupt

Bit 4 **INTCON<4>**: signals an interrupt from one of the counters

0 = no interrupt was triggered by a counter

1 = one of the counters has triggered an interrupt

Bit 3 - 2 reserved (value 0 is written)

Bit 1 INTCON<1>: signals an interrupt triggered by a change of an opto-

coupler input applied to this interrupt

0 = no interrupt was triggered by a change of the optocoupler inputs

1 = interrupt has been triggered by a change of the optocoupler

inputs

Bit 0 **INTCON<0>**: signals an interrupt triggered by a rising edge of an

optocoupler input applied to this interrupt

0 = no interrupt was triggered by an edge of the optocoupler inputs

1 = interrupt was triggered by an edge of the optocoupler inputs



Register OPTOINIFe

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				l	J					
					<u> </u>					
23:16				ι	J					
23.10					-					
15:8				R/	W					
15.6		OPTOINIFe <15:8>								
7:0		R/W								
7.0				OPTOINI	Fe <7:0>					

Bit 31 - 16 undefined

Bit 15 - 0 **OPTOINIFe**<15:0> In this register section single optocoupler inputs can be enabled as a source to trigger an interrupt on a positive edge. Every bit corresponds to an optocoupler input (e.g. IN00 => OPTOINIFe<0>, IN13 => OPTOINIFe<13>). If a bit is 1, the function for edge interrupt of the optocoupler input is enabled, if it is 0 the function is blocked.

Register OPTOINIFr

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				l						
23:16				l						
25.10		<u> </u>								
15:8				V	V					
15.8		OPTOINIFr <15:8>								
7:0		W								
7:0				OPTOIN	IFr <7:0>					

Bit 31 - 16 undefined

Bit 15 - 0 **OPTOINIFr<15:0>** Each bit corresponds to an optocoupler input. (e.g IN00 => OPTOINIFr<0>, IN13 => OPTOINIFr<13>). If an edge interrupt has been triggered from an optocoupler input, its signal bit in the OPTOINIF register has to be reset. This is done by setting (= 1) the corresponding OPTONIFr bit. The OPTONIFr bits are set to 0 automatically after reset.



Register OPTOINIF

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				l						
23:16										
				F						
15:8		OPTOINIF <15:8>								
		R								
7:0				OPTOIN	IF <7:0>					

Bit 31 - 16 undefined

Bit 15 - 0 **OPTOINIF<15:0>** indicates, whether there is a rising edge on one of the optocoupler inputs. Every bit corresponds to an optocoupler input (e.g. IN00 => OPTOINIF<0>, IN13 => OPTOINIF<13>). A 1 in the respective bit it indicates, that there has been a rising edge on the input since the last reset, a 0 stands for no edge applied.

Register OPTOINICe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24		U									
				rese	rved						
23:16	·	U									
23:16		reserved									
15:8		·	·	ι	J	·	·				
15.6		reserved									
7:0	U R/W										
/:0	reserved										

Bit 31 - 1 reserved (value 0 is written)

Bit 0 **OPTOINICe<0>** (default = 0) Enable interrupt functions to detect changes on the optocoupler inputs

0 = Interrupt locked (default)

1 = Interrupt enabled



Register OPTOINICCe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24		U									
31.24				rese	rved						
23:16		U									
23.10		reserved									
15:8				R/	W						
15.6		OPTOINICCe<15:8>									
7:0		R/W									
/.0				OPTOINI	CCe<7:0>						

Bit 31 - 15 reserved (value 0 is written)

Bit 15 - 0 **OPTOINICCe<15:0>** (default = 0)

Enable or lock single optocoupler inputs for interrupt function to detect changes on the optocoupler inputs. Each bit corresponds to an optocoupler input.

(e.g. IN00 => OPTOINICCe<0>, IN13 => OPTOINICCe<13>)

0 = Interrupt locked (default)

1 = Interrupt enabled

Register OPTOINICr:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24		U									
31.24				rese	rved						
23:16		U									
23.10		reserved									
15:8				ι	J						
15.6		reserved									
7:0		U W									
7:0	reserved										

Bit 31 - 1 reserved (value 0 is written)

Bit 0 **OPTOINICr<0>** (default = 0)

If an interrupt has been triggered by a change in the optocoupler inputs, the source register OPTOINIC has to be set to 0 again. This is done by setting (=1) the OPTOINICr bit. The OPTOINICr bits are set to 0 automatically after reset.



Register OPTOINIC:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24		U -							
23:16		U							
15:8					-				
7:0				U				R	
7.0				-				OPTOINIC<0>	

Bit 31 - 1 undefined

Bit 0 **OPTOINIC<0>** indicates a change on the enabled optocoupler inputs

0 = no change

1 = change to an enabled optocoupler input

Register COUNTIRe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				ι	J					
31.24				rese	rved					
23:16		U								
23.16		reserved								
15.0				R/	W					
15:8		COUNTIRe<15:8>								
7:0		R/W								
/:0				COUNTI	Re<7:0>					

Bit 31 - 16 reserved (value 0 is written)

Bit 15 - 0 **COUNTIRe<15:0>** (default = 0)

This enables the interrupt functions of the counters. Each bit corresponds to a counter.

(z.B. Counter 0 => COUNTIRe<0>, Counter 13 => COUNTIRe<13>)

0 = Interrupt locked (default)

1 = Interrupt enabled



Register COUNTIRr:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24		U									
31.24				rese	rved						
23:16		U									
23.10		reserved									
15:8				R/	W						
15.8		COUNTIRr<15:8>									
7:0		R/W									
7:0				COUNT	Rr<7:0>						

Bit 31 - 16 reserved (value 0 is written)

Bit 15 - 0 **COUNTIRr<15:0>**

Each bit corresponds to a counter (e.g. Counter 0 => COUNTIRr<0>, Counter 13 => COUNTIRr<13>). If an interrupt has been triggered from a counter, its signal bit in the COUNTIR register has to be reset. This is done by setting (= 1) the corresponding COUNTIRr bit. The COUNTIRr bits are set to 0 automatically after reset.

Register COUNTIR:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24				ι	J						
31.24				rese	rved						
23:16		U									
23.10		reserved									
15:8				R/	W						
15.8		COUNTIR<15:8>									
7:0		R/W									
7.0				COUNT	IR<7:0>						

Bit 31 - 16 reserved (value 0 is written)

Bit 15 - 0 **COUNTIR<15:0>** indicates whether an interrupt has been triggered from a counter. Each bit corresponds to a counter (e.g. Counter 0 => COUNTIR<0>, Counter 13 => COUNTIR<13>) 0 = no interrupt 1 = interrupt triggered



Register TIMERIRe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24		Ü								
				rese	rved					
23:16		U								
23.10		reserved								
15:8				ι	J					
15.6		reserved								
7:0		U R/W								
/.0	reserved							Re <1:0>		

- Bit 31 2 reserved (value 0 is written)
- Bit 1 0 **TIMERIRe<1:0>** This enables the interrupt functions of the timers. Each bit corresponds to a timer (e.g. timer 0 => TIMERIRe<0>, timer 1 => TIMERIRe<1>)
 - 0 = Interrupt locked (default)
 - 1 = Interrupt enabled

Register TIMERIRr:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24		U								
01.21				rese	rved					
23:16		U								
23.10		reserved								
15:8				ι	J					
15.6		reserved								
7:0	U R/W							W		
7:0				TIMERII	Rr <1:0>					

- Bit 31 2 reserved (value 0 is written)
- Bit 1 0 TIMERIRr<1:0> Each bit corresponds to a timer (e.g. Timer 0 => TIMERIRr<0>, Timer 1 => TIMERIRr<1>). If an interrupt has been triggered from a timer, its signal bit in the TIMERIR register has to be reset. This is done by setting (= 1) the corresponding TIMERIRr bit. The TIMERIRr bits are set to 0 automatically after reset.



Register TIMERIR:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24				ι	J					
31.24				rese	rved					
23:16		U								
23.10				rese	rved					
15:8				ι	J					
15.6		reserved								
7:0		R								
7.0		TIMERI	R <1:0>							

Bit 31 - 2 reserved (value 0 is written)

Bit 1 - 0 TIMERIR<1:0> indicates whether an interrupt has been triggered from a timer. Each bit corresponds to a timer (e.g. Timer 0 => TIMERIR<0>, Timer 1 => TIMERIR<1>)

0 = no interrupt

1 = interrupt triggered

Register ICUNITIRe:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24				l	J				
01.21				rese	rved				
23:16		U							
23.10		reserved							
15:8				ι	J				
15.6		reserved							
7:0	U R/W								
/:0	reserved							Re<1:0>	

Bit 31 - 2 reserved (value 0 is written)

Bit 1 - 0 ICUNITIRe<1:0> This enables the interrupt functions of the IC Units. Each bit corresponds to an IC Unit (e.g. IC Unit 0 => ICUNITIRe<0>, IC Unit 1 => ICUNITIRe<1>)
0 = Interrupt locked (default)

1 = Interrupt enabled



Register ICUNITIRr:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24		U								
31.24				rese	rved					
23:16		U								
23.16		reserved								
45.0				ι	J					
15:8		reserved								
7.0		U R/W								
7:0				ICUNITI	Rr<7:0>					

Bit 31 - 2 reserved (value 0 is written)

Bit 1 - 0

ICUNITIRr<1:0> Each bit corresponds to an IC Unit

(e.g. IC Unit 0 => ICUNITIRr<0>, IC Unit 1 => ICUNITIRr<1>). If an interrupt has been triggered from a IC Unit, its signal bit in the ICUNITIR register has to be reset. This is done by setting (= 1) the corresponding ICUNITIRr bit. The ICUNITIRr bits are set to 0 automatically after reset.

Register ICUNITIR:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24				ι	J			
31.24				rese	rved			
23:16				ι	J			
23.10				rese	rved			
15:8				ι	J			
15.6				rese	rved			
7:0				F	₹			
/:0			rese	rved			ICUNITI	R <1:0>

Bit 31 - 2 reserved (value 0 is written)


Bit 1 - 0 **ICUNITIR<1:0>** indicates whether an interrupt has been triggered from a IC Unit. Each bit corresponds to a IC Unit (e.g. IC Unit 0 => ICUNITIR<0>, IC Unit 1 => ICUNITIR<1>).

0 = no interrupt

1 = interrupt triggered



12. Board Identification



The board identification is used to differentiate between several PC cards of the same type on the computer. This is done by a jumper block, which can be read by software.

The board identification to be read consists of one Byte (8 Bit) and is structured as follows:

Bit	7	6	5	4	3	2	1	0
Jumper				5	4	3	2	1
Board ID Register	0	0	0	х	х	х	х	х

"x" is "1", if the jumper is set, otherwise "0"

The jumper setting of the jumper block JP1 can be read out by means of the read command. The unused bits are basically "0", a set jumper is read as "1".

E.g.

JP1 OOOO (Jumper 1 und 3 set)

Result of the read command: \$05



12.1 Port Addresses

Offset	Register Name	Bit				-	-		Δ .	Bits					-	-	
		9	31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0	1 29/13	28/12	2 27/1	1 26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0
"	מומפעסם	31:16							reser	reserved (*)							
	מומאאסנ	15:0				_	reserved (*)	(*)						B	Board ID		

(*) reserved area has to be assigned with 0



13. Programming under Windows®

13.1 Installation of the Windows® driver


In order to implement the card under Windows®, it is necessary to install a special driver, which allows access to the card. The operating system under Windows® 10, 8 and 7 automatically reports after starting the PC, that a new hardware component has been found. In this case, insert the data medium and instruct to the system to install the driver files herefrom. If the operating system does not respond, the driver also can be installed in the Device Manager.

13.2 Installation of the Windows® development files

For installation of the development files, please run the file "Setup.exe" in the folder driver on the accompanying CD and follow the installation instructions.








Once the driver and development files have been installed completely, you will find an icon in the control panel of your computer to localize all wasco® PCI and PCIe cards available in the system.




Start the card query by double-clicking the "wasco®"- Icon. Following window appears: (An OPTOIO-PCIe16ultra is used as an example)



If your card has been detected in the system, the board name WASCO-PCIe8117, Board-ID, I/O address as well as the possible interrupt number of the respective card are displayed in this window. Furthermore, the driver version and the location of the driver file can be queried via the "Information" tab.



If your card was not detected, following error message will be displayed:



Please find more about the possible causes in the chapter Troubleshooting.

13.3 Programming the OPTOIO-PCle16 with wasco® driver

After installing development files of Kithara by means of the setup program the folder **wasco** contains of the relevant development files and the sample programs. Further sample programs specified for access to the OPTOIO-PCIe16 you can find on the enclosed CD or please visit our homepage. Programming the hardware components of the OPTOIO-PCIe16 is realized by access to Memory Mapped I/O addresses which depend on the base address assigned by the system's BIOS for the OPTOIO-PCIe16. Find a more detailed description for programming in the driver documentation.



13.4 Access to the OPTOIO-PCIe16ULTRA

The acess to the OPTOIO-PCle16ultra is done exclusively via board name (card type) WASCO-PCle8117

13.5 Assignment of the Memory Mapped I/O Addresses

The Memory Mapped I/O addresses of the single hardware components depend on the base address, as shown in following table using a few examples:

Port/Register	BA + Offset	RD/WR
Optocoupler Input Port (IN00IN15)	BA+\$0	RD
Optocoupler Output Port (OUT00OUT15)	BA + \$8	RD/WR
Board Identification	BA+ \$FF8	RD



14. Linux[®] Programming

To use the board under Linux[®], you can find a Linux wasco[®] driver on the supplied CD or on our website. This is available in code form and therefore can be changed and adapted by the customer at any time.

14.1 Installing the Linux® driver

To apply the card under Linux® a special driver has to be installed, that enables access to the card. Insert the data medium and copy the folder of the Linux driver to your system. For installation, follow the instructions of the readme file.

14.2 Supported Linux Distributions/Kernel versions

The wasco® driver has been tested in the following environments:

Ubuntu® 18.04.4 LTS (Kernel: 5.3.0)

14.3 Programming the OPTOIO-PCIe16 with wasco® driver

Programming the hardware components of the **OPTOIO-PCIe16** is realised by accessing Memory Mapped I/O addresses which depend on the base address assigned by the system's BIOS for the **OPTOIO-PCIe16**.

The access is done via the functions pread und pwrite. For this, under programming language C and C/C++ no further external libraries are required. Examples for the exact access to the **OPTOIO-PCle16** can be found on the enclosed CD as well as on our homepage.



14.4 Access to the OPTOIO-PCIe16ULTRA

The access to the **OPTOIO-PCle16**_{ULTRA} is done exclusively via the board name (type of card) WASCO-PCle8117

14.5 Assignment of the Memory Mapped I/O addresses

The Memory Mapped I/O addresses of the single hardware components depend on the base address according to following table:

32-Bit Mode

Port/Register	BA + Offset	RD/WR
Optocoupler input port A (IN00IN07)	BA + \$0	RD
Optocoupler input port B (IN08IN15)	BA + \$4	RD
Optocoupler output port A (OUT00OUT07)	BA + \$8	WR
Optocoupler output portB (OUT08OUT15)	BA + \$C	WR
Board Identification	BA+ \$3E0	RD




15. Accessories

15.1 Compatible wasco® accessories


Connecting parts	EDP-No.
PDB37F23PB40 Ribbon cable	A-497500
DS37R100DS37 Connecting wire (1 meter)	A-202200
DS37R200DS37 Connecting wire (2 meters)	A-202400
DS37R500DS37 Connecting wire (5 meters)	A-202800
KMDB-37 Screw terminal block (incl. solderless breadboard)	A-2046
KMDB-37S Screw terminal block	A-204910
XMOD REL-4 Relais Module	A-3264
XMOD REL-8 Relais Module	A-3268

15.2 Connection Technique (application examples)



^{**} Alternatives: KMDB-37 with or without prototype area





15.3 Single components for self-assembly

Connection parts	EDP-No.
D-Sub plug 37-pin for solder connection	A-5506
Junction shell 37-pin plug (solder connection)	A-5586
D-Sub connector male 37-pin for flat ribbon cable	A-5526
D-Sub connector female 37-pin for flat ribbon cable	A-5566
Slot bracket with cutout for 37-pin connector male/female	A-5754
Box header 40-pin for flat ribbon cable	A-5642
Flat ribbon cable 37-pin	A-5718
Flat ribbon cable 40-pin	A-5720



16. Troubleshooting

Following you can find a brief compilation of the most common known causes of errors that may occur during starting-up or while running the OPTOIO-PCIe16.

Please check these points before you contact your dealer or distributor to solve your problem:

1st Is OPTOIO-PCle16 properly inserted to the connector?

2nd Are all cable connections all right?

3rd Did your system detect the card correctly?

Please check all settings of your computer or contact your system administrator. (As this are BIOS settings of the computer we cannot expand on this issue. We refer to your

system manual.)

4th Did you install the latest driver version for the **wasco**®

drivers?

Updates you can find here: http://www.messcomp.com



17. Specifications

Optocoupler Inputs

Optocoupler

16 channels, optically isolated

Galvanic isolation likewise between each single channel with each two separate connectors

Overvoltage protection by protection diodes

Two different input voltage ranges selectable by jumpers:

Range 1 high = 14..30 Volt

low = 0..2 Volt

Range 2: high = 5..15 Volt

low = 0..1 Volt

Input frequency: max. 10 kHz

Optocoupler Outputs

Optocoupler

16 channels, galvanically decoupled, socketed

Galvanic isolation likewise between each single channel with each two separate connectors

Overvoltage protection by protection diodes

Output current max. 150mA
Output frequency ca 1 KHz

Voltage collector-emitter: max. 50V Voltage emitter-collector: max. 0,1V

Board Identification

Jumper block with five pairs of contact pins

Connection plug

1 * 37-pin D-Sub connector (socket)

1 * 40-pin box header

Bus system

32-Bit PCIe Bus (8 Bit data access)

Dimensions of the Board

129 mm x 111 mm (l x b) standard height, half length card Multi laver PCB

Others

Control LEDs for power supply



18. Product Liability Act

Information on Product Liability

The Product Liability Act (Act on Liability for Defective Products - ProdHaftG) in Germany regulates the manufacturer's liability for damages caused by defective products.

The obligation to pay compensation may already exist, if the product's presentation could cause a misconception of safety to a non-commercial end-user and also if the end-user is expected not to observe the necessary safety instructions when handling this product.

It must therefore always be shown, that the non-commercial end-user was made familiar with the safety rules.

In the interest of safety, please always advise your non-commercial customers of the following safety instructions:

Safety Instructions

The valid VDE regulations must be observed, when handling products that come into contact with electrical voltage.

Particular attention must be paid to the regulations: VDE100; VDE0550/0551; VDE0700; VDE0711; VDE0860.

You recieve the regulations at: Vde-Verlag GmbH Bismarckstr. 33 10625 Berlin Germany



- * unplug the power plug before you open the unit or make sure, there is no current to/in the unit.
- * You only may start up any components, boards or equipment, if they have been installed in a touch-proof casing before. During installation, the the equipment must be de-energized.
- * Make sure that the device is disconnected from the power supply before using any tools on any components, boards or equipment. Any electric charges stored in components in the device are to be discharged prior.
- * Live cables or wires, which are connected with the unit, the components or the boards, must be examined for insulation faults or breaks. In case of any defect the device must be taken out of service immediately, until the defective lines have been replaced.
- * When using components or circuit boards you must strictly comply with the characteristic specifications for electrical parameters stated in the relevant description.
- * As a non-commercial end-user, if it is not clear whether or not the electrical characteristic specifications given in the provided description apply to a component, you must consult a specialist.

Furthermore, the compliance with construction and safety regulations of all kinds (VDE, TÜV, industrial injuries corporation, etc.) is subject to the user/customer.



19. Declaration of Conformity

This is to certify, that the CE marked product

OPTOIO-PCIe16ULTRA EDP Number A-829410

comply with the requirements of the relevant EMC directives 2014/30/ EU. This declaration will lose its validity, if the instructions given in this manual for the intended use of the products are not fully complied with.

The following standards were considered:

EN 55011: 2009 + A1. 2010 (Group 1, Class A)

EN 55022: 2010 / AC: 2011

EN 55024: 2010

EN 61000-6-4: 2007 + A1: 2011 EN 61000-6-2: 2005 / AC: 2005

(EN 6100-4-2: 2008; EN 6100-4-3: 2006 + A1: 2007 + A2; EN 6100-4-4: 2012; EN 6100-4-5: 2014; EN 6100-4-6: 2013; EN 6100-4-8: 2009; EN 6100-4-11: 2004)

A. S.JM

The following manufacturer is responsible for this declaration:

Messcomp Datentechnik GmbH Neudecker Str. 11 83512 Wasserburg

submitted by

Dipl.Ing.(FH) Hans Schnellhammer

Wasserburg, 19.07.2017



Reference system for intended use

This PC expansion card is not a stand-alone device. The CE-conformity only can be assessed when using additional computer components simultaneously. Thus the information to the CE conformity exclusively refers to the following reference system for the intended use of the PC expansion card:

Control Cabinet:	Vero IMRAK 3400	804-530061C 802-563424J 802-561589J
19" Casing:	Vero PC Casing	145-010108L
19" Casing:	Additional Electronics	519-112111C
Motherboard:	ASUS P5G41-M LE	
Interface:	OPTOIO-PCIe16ultra	A-829410